01-gates.yodl

Loading the code editor…

SimulationReady
Advanced settings

The module and its output types supply the defaults. Simulated clock speed and display refresh are independent; pixel streams define frame boundaries with their coordinates. Top and clock changes take effect after Stop.

Compile a circuit, then run it here.

Share this circuit

The link contains this source and selected output stage. It opens a separate shared draft.

Reset this source?

Your edits to this lesson or example will be replaced by the original source.