yodlhardware description language

AccentTeal

Theme

Signals & modules

Your first circuit

A Yodl program describes hardware. Start with two inputs, one gate, and one output.

Look for

Try it

Reference: Presentation

Examples

Your drafts

Edits to examples and shared circuits appear here.

Drag pane handles to move · drag dividers to resize

Layout

Show panes Source Output Simulation Sidebar

Arrange panes Sidebar

01-gates.yodl

Loading the code editor…

Problems

Simulation

cycle 0

The module and its output types supply the defaults. Simulated clock speed and display refresh are independent; pixel streams define frame boundaries with their coordinates. Top and clock changes take effect after a restart.

Top Clock Step frame cycles Target clock Hz Refresh FPS

Ready

Zoom

Inputs

Outputs

Trace

Starting editor…Drafts stay in this browserLn 1, Col 1

Chapter

The language

Loading the language guide…

On this page

Search docs and lessons

Type to search the guide and the tour.

Share this circuit

The link contains this source and selected output stage. It opens a separate shared draft.

Share link

Reset this source?

Your edits to this lesson or example will be replaced by the original source.